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thin body n-MOSFET on InP substrate with 
transconductance of 737μS/μm.  
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Abstract: We report the first demonstration of implant-free, flatband-mode 
(FB) In0.75Ga0.25As channel n-MOSFETs. These 1μm gate length MOSFETs, 
fabricated on a structure with average mobility of 7720 cm2/Vs and sheet 
carrier concentration of 3.3x1012 cm-2, utilise a Pt gate, a high-κ dielectric 
(κ≈20), and a δ-doped InAlAs/InGaAs/InAlAs heterostructure. The devices 
have a typical maximum drive current (Id,sat) of 933μA/μm, extrinsic 
transconductance (gm) of 737 μS/μm, gate leakage (Ig) of 40 pA, and on-
resistance (Ron) of 555 Ω.μm. The gm and Ron figures of merit are the best 
reported to date for any III-V MOSFET.  
 
Introduction: It is widely accepted that beyond the 22nm technology 
generation of the International Technology Roadmap for Semiconductors 
(ITRS), strained silicon may no longer deliver the performance required by the 
roadmap and that channel materials with better transport properties may be 
required [1]. Possible alternatives include Ge, GaAs, InGaAs, InAs, InSb, 
GaN, and perhaps others [2-8]. Recently published results from high 
performance flatband-mode [9] In0.3Ga0.7As channel enhancement-mode 
MOSFETs on GaAs substrate conclusively demonstrate that the historical 
issue of Fermi-level pinning at the GaAs/dielectric interface can be overcome 
[10].  Although In0.3Ga0.7As n-channel MOSFETs are well suited to mobile RF 
applications, technological issues and intrinsic properties limit their ability to 
challenge aggressively scaled silicon nMOS devices for digital applications.  
For example, it is extremely demanding to reduce contact resistance to 
shallow In0.3Ga0.7As 2 dimensional electron gas (2DEG) layers below 300-400 
Ω.μm, which is far in excess of the total parasitic series source drain 
resistance (RSD) requirement of 75 Ω.μm set by the ITRS for the 22nm 
technology generation [1]. In addition, Monte Carlo simulations have shown 
that In0.3Ga0.7As devices have limited drive current improvement over silicon 
below a gate length of 15nm, but that significant drive current benefit can be 
achieved by In0.75Ga0.25As channels due to reduced access resistance, 
increased source-injection velocity and a very high degree of ballisticity [11]. A 
further benefit of high indium content structures is the ability to form low 
resistivity, shallow source/drain contacts. As the indium concentration of 
InGaAs is increased, the Fermi-level pinning energy of a metal semiconductor 
contact moves from mid-gap towards the conduction band, reducing the 
barrier height and hence ohmic contact resistance [12]. For these reasons 
high indium concentration InGaAs channels are attractive candidates for 
nMOS devices beyond the 22 nm technology generation. 
 
Layer structure and device fabrication: Material growth was carried out on a 2" 
semi-insulating InP substrate using a dual chamber system by a method 
similar to [13]. Fig. 1 gives the layer structure of the III-V MOSFET material, 
which consisted of the following layers; a 400nm lattice matched In0.52Al0.48As 
buffer, a 3x1012cm-2 Si δ - doped plane, a 6 nm In0.52Al0.48As spacer, a 10nm 
In0.75Ga0.25As channel, a 2nm In0.52Al0.48As barrier, a 2 monolayer  (ML) 
In0.53Ga0.47As semiconductor surface layer, and a 5nm high-κ metal oxide 
layer with κ ≈ 20. A TEM cross-section of the layer structure can be seen in 
Fig. 2. The oxide and barrier layers have an equivalent oxide thickness (EOT) 
of 1.7 nm.  To calculate the capacitance equivalent thickness (CET) the 
position of the charge in the channel must be considered. The charge centroid 
moves from the rear of the channel toward the front with increasing positive 
gate bias, so calculating an accurate CET is complex. As a first order 
approximation, half the channel thickness can be used to calculate the CET to 
be 3 nm. Fig. 3 gives a 2 dimensional map of mobility from contactless 
measurements of a wafer with a similar structure to that used for the devices. 
The average carrier concentration was 3.3x1012  cm-2 and the average 
mobility was 7720 cm2/Vs. This is comparable to earlier reported data on 
similar layer structures [14]. 
 
As detailed in [10] a two-level wrap-around gate design (where the gate 
encircles the drain) was used to simplify the device process flow, removing 
the need for isolation. The gate length was 1μm and the source drain 
separation was 3μm. Both the gate and ohmic contacts were defined by direct 
write e-beam lithography and patterned by the lift-off method. The dielectric 
was removed by wet chemical etching prior to deposition of the ohmic 
contacts, which subsequently underwent rapid thermal annealing.   
 
Results: Transmission line measurement (TLM) structures gave the contact 
resistance (Rc) and sheet resistance (Rsh) to be 78 Ω.μm and 195 Ω/sq 
respectively, which are the lowest III-V MOSFET parasitic access resistance 
components reported to date. Using a self-aligned process [15], which 
reduces the access length from 1μm to 50nm, the total parasitic access 
resistance (RSD) could be reduced to 165 Ω.μm. This value is equivalent to 
current Si technology and could be improved to meet the ITRS 22nm target by 
further optimisation [1]. 
 
Fig. 4. gives typical output characteristics of a 1μm gate length device. These 
devices show excellent drive current (Id,sat) of 933μA/μm (Vds = Vgs = 2 V) , 
peak transconductance (gm,max) of 737 μS/μm (Vds = 2V, Vgs = 0.275 V) and 
Ron of 555 Ω.μm (Vds = 0.05 V, Vgs = 2 V).  The gm and Ron values are the best 
reported to date for III-V MOSFETs, and considering the non-optimised layout 
and relaxed gate length, show the potential of this technology when scaled to 
the deca-nanometre regime. The electron saturation velocity (νsat) can be 
estimated using Idsat ≈ νsat*q*ns to be 1.8x107 cm/s, where q is the elementary 
charge, and ns the sheet carrier density. This value is considerably greater 
than that found from In0.3Ga0.7As channels (1.2x107 cm/s) [16] confirming the 
improved transport properties of higher indium concentration channels. The 
difficulties in turning off the transistor are attributed to donor-type traps, mainly 
located in the lower portion of the band-gap at the semiconductor/oxide 
interface. In order to achieve a device quality interface, further significant 
improvements to the semiconductor/oxide interface are required. 
 
Conclusion:   We have demonstrated for the first time flatband-mode 
MOSFETs with high indium content in the channel. The excellent on-state 
performance of these 1 μm gate length devices  (Id,sat = 933μA/μm, gm,max = 
737μS/μm and Ron = 555 Ω.μm) indicates the potential of this material system 
and device architecture for post 22nm technology generation n-MOS 
solutions. 
 
 
 
 
Authors’ affiliations: 
R. Hill, D. Moran, X. Li , H. Zhou, D.Macintyre, S. Thoms, O. Ignatova, A. 
Asenov, and I. Thayne are with the Nanoelectronics Research Centre, 
University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow, G12 8LT 
(e-mail: r.hill@elec.gla.ac.uk) 
M. Passlack, R. Droopad, P. Fejes and K. Rajagopalan are with Freescale 
Semiconductor Inc., Tempe, AZ 85284 USA 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure captions: 
 
 
Fig. 1 InP MOSFET layer structure. 
 
 
Fig. 2 TEM cross section of InP MOSFET material with 15 nm thick oxide 
layer. 
 
 
Fig. 3 Contactless mobility map of InP MOSFET wafer (in units of cm2/Vs) 
 
 
Fig. 4 Output characteristics of a typical 1 μm gate length InP MOSFET.  
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